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Abstract—Top-down fabrication is used to produce ZnO
nanowires by remote plasma atomic layer deposition over a SiO2
pillar and anisotropic dry etching. Nanowire ﬁeld-effect transis-
tors (FETs), with channel lengths in the range of 1.3–18.6 µm, are
then fabricated using these 80 nm × 40 nm nanowires. Measured
electrical results show n-type enhancement behavior and a break-
down voltage ≥75 V at all channel lengths. This is the ﬁrst report
of high-voltage operation for ZnO nanowire FETs. Reproducible
well-behaved electrical characteristics are obtained, and the drain
current scales with 1/L, as expected for long-channel FETs. A
respectable ION/IOFF ratio of 2 × 10
6 is obtained.
Index Terms—Atomic layer deposition (ALD), ﬁeld-effect tran-
sistor (FET), nanowire, remote plasma, top-down fabrication,
ZnO.
I. INTRODUCTION
Z
INC oxide is a metal oxide semiconductor with consid-
erable potential for applications in electronics, optoelec-
tronics, and sensors due to its wide and direct bandgap of
3.37 eV, its large excitonic binding energy of 60 meV, and
its low cost [1], [2]. Even though there have been numerous
reports on ZnO deposition techniques, recent attention has been
focused on conventional atomic layer deposition (ALD) as the
preferred growth method due to the low growth temperature
and good control of thickness, composition, and uniformity
[3]. ZnO thin-ﬁlm transistors (TFTs) fabricated with thermal
and plasma-enhanced ALD have shown excellent electrical
characteristics [3], [4].
The growth of ZnO nanowires by bottom-up self-assembly
has received considerable attention [2], and ZnO nanowire
ﬁeld-effect transistors (FETs) have been reported with excellent
values of mobility [5]–[7]. However, the output characteris-
tics of these devices show poor saturation and operation up
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Fig. 1. (a) Schematic illustration of ZnO deposition over a SiO2 pillar.
(b) Schematic illustration of ZnO nanowires after etch. (c) Optical image of
fabricated ZnO nanowire FET. (d) SEM cross section of ZnO nanowire formed
at the side of a SiO2 spacer.
to voltages of only a few volts. Furthermore, the control of
nanowire location is difﬁcult withbottom-up self-assembly, and
hence, there is no clear route to addressable nanowire FETs.
Recently, Ra et al. have demonstrated top-down fabrication of
ZnO nanowires for sensor applications [8], but again, the output
characteristics only showed low-voltage operation up to about
2 V. For successful circuit design in applications such as
displays, much higher operating voltages are required [9], [10],
and it is also necessary to be able to design transistors with
different channel lengths.
In this letter, we report the electrical characteristics of top-
down fabricated ZnO nanowire FETs using remote plasma
ALD. The technology uses mature > 1 µm photolithography
and anisotropic reactive ion etching (RIE) to produce nanowires
with80 nm × 40 nm dimensions. Nanowire FETs withdifferent
channel lengths are fabricated, and well-behaved electrical
characteristics are obtained, with excellent values of breakdown
voltage.
II. DEVICE FABRICATION
A p-type Si wafer was used as the substrate, which also acted
as the transistor back gate. A 200-nm SiO2 layer was thermally
grown and then anisotropically reactive ion etched to form
100-nm pillars with steep sides, as shown in Fig. 1(a). A 35-nm
(measured by ellipsometry) layer of ZnO was then deposited
at 150 ◦C using remote plasma ALD in an Oxford Instru-
ments Plasma Technology (OIPT) FlexAl system using diethyl
zinc as the precursor, an RF power of 100 W, a pressure of
57.5 mtorr, and an O2 ﬂow of 60 sccm. The advantage of using
remote plasma ZnO ALD compared to water-based oxidation
[3]–[5] is the reduction of OH impurities which can increase
ﬁlm resistivity.
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Fig. 2. Output characteristic of a ZnO nanowire FET comprising two parallel
nanowires of length L = 8.6 µm.
ZnO nanowires were fabricated using an anisotropic reactive
ion CHF3 etch in an OIPT 80+ system to form nanowires at the
sides of the SiO2 pillars, as shown in Fig. 1(b). Fig. 1(c) shows
an optical image of the completed ZnO nanowire FET, and
Fig. 1(d) shows a cross-sectional scanning electron microscope
(SEM) image of a single nanowire. The nanowire height is
approximately 80 nm and is determined by the height of the
SiO2 pillar and the amount of overetch of the ZnO layer (by
20% in this case). The nanowire width is approximately 40 nm
at the base, which compares with a thickness of 35 nm after
deposition. SEM images after deposition indicate that the ZnO
layer is approximately 20% thicker on the pillar sidewall than
on the planar surfaces, which accounts for this discrepancy.
Aluminum source and drain electrodes were deposited by
e-beam evaporation and patterned by lift-off. The Al contacts
were then annealed at 350 ◦C for 2 min to improve the ohmic
contact.
III. RESULTS
Fig. 2 shows the output ID–VD characteristic of a ZnO
nanowire FET with two parallel nanowires and a channel length
L = 8.6 µm measured in the dark at room temperature. The
transistor operates in the n-type enhancement mode, and the
output characteristics show a well-deﬁned linear region at low
bias and excellent saturation at higher bias, indicating clear
pinchoff behavior. A breakdown voltage of 75 V is obtained
at VG = 0 V and ID = 5n A .
To test the scalability of our top-down ZnO nanowire pro-
cess, Fig. 3 shows results for nanowire FETs with channel
lengths of 1.3, 8.6, and 18.6 µm. Well-behaved output char-
acteristics are obtained at all channel lengths, with clearly
deﬁned linear and saturation regions. The poor saturation seen
in Fig. 3(a) for the 1.3-µm transistor suggests the presence of
short-channel effects. Similar behavior has been observed in
short-channel ZnO TFTs [11]. At VG = 10 V and VD = 5V ,
drain currents of 110 and 8.8 nA are obtained for L = 1.3 and
18.6 µm, respectively. This factor of 12.4 difference in drain
current is consistent with the expected value of 14.3 obtained
from the 1/L scaling behavior of long-channel FETs [12].
Breakdown voltages of 79 and 78 V were measured for channel
lengths of 1.3 and 18.6 µm, respectively.
Fig. 3. Output characteristics of ZnO nanowire FET comprising two parallel
nanowires with channel lengths L of (a) 1.3 µm, (b) 8.6 µm, and (c) 18.6 µm.
Fig. 4. Transfer characteristics for devices with different channel lengths and
different numbers of parallel nanowires. (i) Sixteen-nanowire FET with L =
8.6 µm, (ii) two-nanowire FET with L = 1.3 µm, (iii) two-nanowire FET with
L = 8.6 µm, and (iv) two-nanowire FET with L = 18.6 µm. The inset shows
the transconductance (gm) and ﬁeld-effect mobility (µFE) as a function of
gate bias at VD = 0.5 V for L = 8.6 µm plot.
To testthe reproducibility of thefabrication process, Fig. 4(a)
shows the transfer characteristic of a device with 16 parallel
nanowires. This device has a drain current of 35.7 nA at VD =
5 V and VG = 10 V, which compares with a drain current of
4.3 nA for the transistor with two parallel nanowires. The ×8.3SULTAN et al.: ELECTRICAL CHARACTERISTICS OF ZnO NANOWIRE TRANSISTORS 205
difference in current demonstrates that the drain current scales
in a reproducible way.
Fig. 4(a) also shows subthreshold characteristics for
nanowire FETs with different channel lengths at VD = 5V .
Subthreshold slopes of 1.02, 0.69, and 0.9 V/dec are obtained
for transistors with channel lengths of 1.3, 8.6, and 18.6 µm, re-
spectively. The poor value of subthreshold slope for the 1.3-µm
device can be explained by short-channel effects due to
poor control of the channel by the gate as a result of the
thick gate oxide. The 8.6-µm transistor shows a respectable
ION/IOFF ratio of 2 × 106, measured between VG = 20
and 3 V.
IV. DISCUSSION
The transistor operation up to a voltage of 75 V shown in
Fig. 2 is signiﬁcantly better than the 3-V operation reported by
Park et al. [6] and the 1.5-V operation reported by Cha et al. [7]
for ZnO nanowire transistors fabricated by bottom-up self-
assembly. This high operating voltage in small-dimension
nanowire devices indicates the suitability of this device for
applications such as high-resolution ﬂat panel displays [9],
[10], which require a supply voltage of 15–20 V. This is the
ﬁrst demonstration of high-voltage operation for ZnO nanowire
transistors. The output characteristics obtained with our pro-
cess are also signiﬁcantly better behaved than those reported
for ZnO nanowire transistors fabricated by bottom-up self-
assembly. These devices tend to show either a lack of saturation
or very poor saturation [6], [7]. Furthermore, the use of a top-
down fabrication technique has enabled us to easily fabricate
nanowire transistors with different channel lengths, thereby
demonstrating the suitability of this approach for circuit design
in applications such as display electronics. The realization of
transistors with different channel lengths in bottom-up pro-
cesses would be much more difﬁcult to achieve.
Theﬁeld-effectmobilityµFE canbecalculatedfromthepeak
transconductance gm given in the inset in Fig. 4, following
the method in [6]. An electron mobility of 0.5 cm2/V · si s
obtained, which is consistent with the range of values from
0.3 to 17 cm2/V · s reported for ZnO TFTs fabricated using
ALD [14]. A mobility toward the bottom end of this range
might be expected for our nanowire FETs due to roughness
from the nanowire RIE, which has not been optimized. To
test this possibility, the mobility was measured on TFTs on
the same wafer as the nanowire transistors. A mobility of
1.0 cm2/V · s was obtained, which is higher than the value
obtained on nanowire transistors. This result suggests that there
is considerable scope to improve the mobility of our nanowire
FETs by optimizing the ZnO ALD process.
Reported values of mobility for bottom-up ZnO nanowire
FETs show wide variation, with values ranging from 0.53 [15]
to 3118 cm2/V · s [5]. This very high value of mobility was
obtained on passivated nanowires, and much lower values of
20–80 cm2/V · s were obtained on unpassivated nanowires. A
similar improvement in mobility from 75 to 1000 cm2/V · s
was reported by Park et al. when their nanowires were passi-
vated with polymer [6]. It is likely, therefore, that much higher
valuesofmobilitycouldbeachievedinourZnOnanowireFETs
by using a passivation layer.
In conclusion, we have successfully demonstrated the top-
down fabrication of ZnO nanowire FETs using remote plasma
ALD and anisotropic RIE. Transistors with channel lengths
in the range of 1.3–18.6 µm have been fabricated, and a
breakdown voltage of ≥ 75 V has been achieved at all channel
lengths which is ample for applications such as active-matrix
display electronics. Well-behaved electrical characteristics are
obtained, and the drain current scales as 1/L, as expected for
long-channel FETs.
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